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Abstract
The paper highlights that the cooperation of the components of the comput-
ing systems receives even more focus in the coming age of exascale computing.
It discovers that inherent performance limitations exist and identifies the ma-
jor critical contributions of the performance on many-many processor systems.
The extended and reinterpreted simple Amdahl model describes the behavior of
the existing supercomputers surprisingly well, and explains some mystical hap-
penings around high-performance computing. It is pointed out that using the
present technology and paradigm only marginal development of performance is
possible, and that the major obstacle towards higher performance applications
is the 70-years old computing paradigm itself. A way to step forward is also
suggested.
Keywords: processor single-threaded performance, Amdahl’s law,
supercomputer application efficiency, supercomputer performance limitation,
cooperative computing, explicitly many-processor approach, extending the
computing paradigm
1. Introduction
In the age of exascale applications new challenges for the application writ-
ers and users appear. The supercomputers –and especially the exascale ones–
are strongly custom-made, rather than general purpose computers. The co-
operation of the components will be as crucial as it was never before, so the
users and the programmers of the exascale applications –as well as the archi-
tecture designers– must exactly understand how the strongly parallelized and
distributed computing system works. Otherwise minor imprecisions, a poorly
organized cooperation or a small amount of poorly organized code can result in
catastrophics performance losses.
With the expected and wanted advent of exascale computing a lot of appli-
cation developments has been started practically in all fields of science, mili-
tary, industry, services, etc. The increased interest is partly motivated by real
economical needs (as proved by the growing number of industry-hosted super-
computers), by the need of elaborating ”big data”, by the increased importance
of computer modeling or providing platform for applications utilizing artificial
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intelligence, etc. In contrast with those ”commodity supercomputers”, the ”rac-
ing supercomputers” are mainly motivated by the prestige value of the better
position on the list of high-performance supercomputers, ”green” supercom-
puters or total supercomputer capacity. Of course the acquired experiences and
developed technologies can be effectively utilized later in the ”commodity super-
computers” as well. The ongoing race between institutions, nations, companies,
processors, interconnection and memory access methods, etc. resulted in a kind
of ”gold rush”. The computing performance quietly approached its technolog-
ical bounds, but the ”computing stack” has not been revised, in the past 70
years.
It is well known, that computing has its numerous limitations and even
those limitations are limited [1], as well as that the computing growth (like
Moore’s observation) is only initially exponential [2]. It is also a common expe-
rience on all fields that when approaching some extremities (big masses, small
sizes, big sizes, high speed), the behavior of the studied subject drastically
changes. Followers of the high-performance computing field faced strange ex-
periences, like aborting projects in the very last phase of their development,
utilizing only a fragment of the available nominal performance when nominat-
ing to the TOP500 [3], withdrawn from the competition in a half year, different
ranking on different benchmarks, tragically low efficiency of some application
on some architecture, strategic allience of manufacturers with conflicting in-
terests for producing new processor/accelerator/supercomputer, or calling for
project ideas for a supercomputer with unknown architecture and features. All
these happenings seem to support the presumption that parallel processing has
approached some mystical performance bound.
Amdahl [4] called first the attention to that the parallel systems built from
single processors have serious performance limitations. His warning was used
successfully on quite different fields [5], sometimes misunderstood, abused and
even refutated (for a review see [6]). Despite of that ”Amdahl’s Law is one
of the few, fundamental laws of computing” [7], for today it is quite forgotten
because it is commonly assumed to be valid for software (SW) only, although
Amdahl was speaking about complex computing systems.
The paper attempts to review some issues important for the coming exascale
computing age and is structured as follows. Amdahl’s law is reinterpreted for
modern computing systems in section 2 in its original spirit, rather than as for-
mulated by the successors of Amdahl and commonly accepted today. Section 3
explains why in consequence of Amdahl’s Law the present computing technolo-
gies have an inherent (although depending on many factors) upper bound for
the achievable performance gain. In the light of this, section 4 considers the
documented history of supercomputers, and demonstrates that the efficiency of
parallelization (in other words the achievable parallelization performance gain)
governed the supercomputer development. Based on the idea of Amdahl that the
different non-parallelizable contributions, independently of their origin, act as
a single non-parallelizable fraction, section 5 introduces a by intention strongly
simplified model, that assigns some separated fractions to some major contrib-
utors, enabling to prepare a semi-technical model. The behavior of the intro-
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duced contributions is analyzed in section 6. Section 7 explains what attribute
of supercomputers is measured by the different benchmarks and why selecting
a proper benchmark is important for ranking the supercomputers. As section 8
presents, the model enables to understand what factors affect the efficiency of
an application on supercomputers having different configurations. The behav-
ior of applications depend heavily on the supercomputer hardware (HW). Based
on the behavior of those different contributions, section 9 provides some short-
term predictions on the development of supercomputer performance. As it can
be concluded from the previous sections, and was guessed by many researchers,
one of the major obstacles on the road towards even higher performance is the
computing paradigm itself. This issue is discussed in section 10, where also a
possible solution is suggested. The discussion is concluded in section 11 with
repeating the prophecy of Amdahl: the age of single-processor approach de-
velopment is over, other than marginal advances will only be possible if using
cooperating processors.
2. Reinterpreting Amdahl’s Law
2.1. Amdahl’s idea
A general misconception (introduced by the successors of Amdahl) is to as-
sume that Amdahl’s law is valid for software only and that the non-parallelizable
fraction contains something like the ratio of the numbers of the corresponding
instructions. Actually, Amdahl’s law is valid for any partly parallelizable activity
(including computer unrelated ones) and the non-parallelizable fragment shall be
given as the ratio of the time spent with non-parallelizable activity to the total
time. Amdahl in his famous paper [4] speaks about ”the fraction of the com-
putational load” and explicitly mentions, in the same sentence and same rank,
algorithmic reasons like ”computations required may be dependent on the states
of the variables at each point”; architectural aspects like ”may be strongly depen-
dent on sweeping through the array along different axes on succeeding passes” as
well as ”physical problems” like ”propagation rates of different physical effects
may be quite different”. His point of view is valid also today: one has to consider
the workload of the complex HW/SW system, rather than some segregated com-
ponent, and his idea describes parallelization imperfectness of any kind. When
applied to a particular case, especially in the case of exascale systems, it shall
be scrutinized which contributions can be neglected. Notice that the eligibility of
neglecting some component changes with time, technology and conditions.
2.2. Deriving the effective parallelization
Successors of Amdahl expressed Amdahl’s law with the formula
S−1 = (1− α) + α/k (1)
where k is the number of parallelized code fragments, α is the ratio of the
parallelizable part within the total code, S is the measurable speedup. The
assumption can be visualized that (assuming many processors) in α fraction
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of the running time the processors are executing parallelized code, in (1-α)
fraction they are waiting (all but one), or making non-payload activity. That is
α describes how much, in average, processors are utilized, or how effective (at
the level of the computing system) the parallelization is.
For a system under test, where α is not a priory known, one can derive from
the measurable speedup S an effective parallelization factor ([8]) as
αeff =
k
k − 1
S − 1
S
(2)
Obviously, this is not more than α expressed in terms of S and k from Equ. (1).
For the classical case, α = αeff ; which simply means that in the ideal case the
actually measurable effective parallelization achieves the theoretically possible
one. In other words, α describes a system the architecture of which is com-
pletely known, while αeff characterizes the performance, which describes both
the complex architecture and the actual conditions. It was also demonstrated [8]
that αeff can be successfully utilized to describe parallelized behavior from SW
load balancing through measuring efficiacy of the on-chip HW communication
to characterize performance of clouds.
The value αeff can also be used to refer back to Amdahl’s classical assump-
tion even in the realistic case when the parallelized chunks have different lengths
and the overhead to organize parallelization is not negligible. The speedup S
can be measured and αeff can be utilized to characterize the measurement setup
and conditions, how much from the theoretically possible maximum paralleliza-
tion is realized. Numerically (1 − αeff ) equals with the f value, established
theoretically [9].
The distinguished constituent in Amdahl’s classic analysis is the paralleliz-
able fraction α, all the rest (including wait time, non-payload activity, etc.) goes
into the ”sequential-only” fraction. When using several processors, one of them
makes the sequential calculation, the others are waiting (use the same amount
of time). So, when calculating the speedup, one calculates
S =
(1− α) + α
(1 − α) + α/k
=
k
k(1− α) + α
(3)
hence the efficiency is
E =
S
k
=
1
k(1− α) + α
(4)
This explains the behavior of diagram S
k
in function of k experienced in practice:
the more processors, the lower efficiency. At this point one can notice that 1
E
is a linear function of number of processors, and its slope equals to (1 − α).
Equ. (4) also underlines the importance of the single-processor performance:
the lower is the number of the processors used in the parallel system having the
expected performance, the higher can be the efficacy of the system.
Notice also, that through using Equ. (4), the efficiency S
k
can be equally
good for describing the efficiency of parallelization of a setup, provided that the
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number of processors is also known. From Equ. (4)
αE,k =
Ek − 1
E(k − 1)
(5)
If the parallelization is well-organized (load balanced, small overhead, right num-
ber of processors), αeff is close to unity, so tendencies can be better displayed
through using (1− αeff ) in the diagrams below.
The importance of this practical term αeff is underlined by that the achiev-
able speedup (performance gain) can easily be derived from Equ. (1) as
G =
1
(1− αeff )
(6)
2.3. The original assumptions
The classic interpretation implies three1 essential restrictions, but those re-
strictions are rarely mentioned in the textbooks on parallelization:
• the parallelized parts are of equal length in terms of execution time
• the housekeeping (controling parallelization, passing parameters, waiting
for termination, exchanging messages, etc.) has no cost in terms of exe-
cution time
• the number of parallelizable chunks coincides with the number of available
computing resources
Essentially, this is why Amdahl’s law represents a theoretical upper limit for
parallelization gain. It is important to notice, however, that a ’universal’ speedup
exists only if the parallelization efficiency α is independent from the number of
the processors. As will be discussed in section 6, this assumption is only valid if
the number of processors is low, so the usual linear extrapolation of the actual
performance on the nominal performance will not be valid any more in the case
of the exascale computing systems.
2.4. The additional factors considered here
In the spirit of the Single Processor Approach (SPA) the programmer (the
person or the compiler) has to organize the job: at some point the initiat-
ing processor splits the execution, transmits the necessary parameters to some
other processing units, starts their processing, then waits for the termination of
started processings; see section 3. Real-life programs show sequential-parallel
behavior, with variable degree of parallelization [10] and even apparently mas-
sively parallel algorithms change their behavior during processing [11]. All these
make Amdahl’s original model non-applicable, and call for extension.
As discussed in [1]
1An additional essential point which was missed by both [9] and [2], that the same com-
puting model was used in all computers considered.
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• many parallel computations today are limited by several forms of commu-
nication and synchronization
• the parallel and sequential runtime components are only slightly affected
by cache operations
• wires get increasingly slower relative to gates
In the followings
• the the main focus will be on synchronization and communication; they
are kept at their strict absolute minimum; and their effect is scrutinized
• the effect of cache will be neglected, and runtime components not discussed
separately
• the role of the wires is considered in an extended sense: both the impor-
tance of physical distance and using special connection methods will be
discussed
3. The inherent limit of parallelization
As it was mentioned in the previous section, initially and finally only one
thread exists, i.e. the minimal absolutely necessary non-parallelizable activity is
to fork the other threads and join them again. With the present technology, no
such actions can be shorter than one clock period. That is, the non-parallelizable
fraction will be given as the ratio of the time of the two clock periods to the total
execution time. The latter time is a free parameter in describing the efficiency,
i.e. the value of the effective parallelization αeff also depends on the total
benchmarking time (and so does the achievable parallelization gain, too).
This dependence is of course well known for supercomputer scientists: for
measuring efficiency with better accuracy (and also for producing better αeff
values) hours of execution times are used in practice. For example in the case
of benchmarking the supercomputer Taihulight [12] 13,298 seconds benchmark
runtime was used; on the 1.45 GHz processors it means 2 ∗ 1013 clock periods.
This means that (at such benchmarking time) the inherent limit of (1−αeff ) is
10−13 (or equivalently the achievable performance gain is 1013). In the followings
for simplicity 1.00 GHz processors (i.e. 1 ns clock cycle time) will be assumed.
The supercomputers, however, are distributed systems. In a stadium-sized
supercomputer the distance between processors (cable length) about 100 m can
be assumed. The net signal round trip time is cca. 10−6 seconds, or 103 clock
periods. The presently available network interfaces have 100. . . 200 ns latency
times, and sending a message between processors takes time in the same order
of magnitude. This also means that making better interconnection is not a
bottleneck in enhancing performance. This statement is underpinned also by
statistical considerations [13].
Taking the (maybe optimistic) value 2∗103 clock periods for the signal prop-
agation time, the value of the effective parallelization (1−αeff) will be at least
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in the range of 10−10, only because of the physical size of the supercomputer.
This also means that the expectations against the absolute performance of su-
percomputers are excessive: assuming a 10 Gflop/s processor, the achievable
absolute nominal performance is 1010*1010, i.e. 100 EFlops. Because of this,
in the name of the company PEZY 2 the last two letters are surely obsolete.
It looks like that in the feasibility studies an analyzis for whether this inherent
performance bound exists is done neither in USA [14] nor EU[15].
Another major issue arises from the computing principle Single Processor Approach (SPA):
only one computer at a time can be addressed by the first one. As a consequence,
minimum as many clock cycles are to be used for organizing the parallel work
as many addressing steps required. Basically, this number equals to the num-
ber of cores in the supercomputer, i.e. the addressing in the TOP10 positions
typically needs clock cycles in the order of 5 ∗ 105. . . 107; degrading the value of
(1 − αeff ) into the range 10
−6. . . 2 ∗ 10−5. Two tricks may be used to reduce
the number of the addressing steps: either the cores are organized into clusters
as many supercomputer builders do, or the processor itself can take over the
responsibility of addressing its cores [16]. Depending on the actual construction,
the reducing factor can be in the range 102. . . 5 ∗ 104, i.e the resulting value of
αeff is expected to be in the range of 10
−8. . . 2 ∗ 10−6. Notice that utilizing
”cooperative computing” [16] enhances further the value of (1 − αeff ), but it
means already utilizing a (slightly) different computing principle.
An operating system must also be used, for protection and convenience.
If one considers the context change with its consumed 2 ∗ 104 cycles [17], the
absolute limit is cca. 5∗10−8, on a zero-sized supercomputer. This value is also
very close to the ”danger zone” derived above. This is why Taihulight runs the
actual computations in kernel mode [16].
It is crucial to understand that the decreasing efficiency (see Equ. (4)) is
coming from the computing principle itself rather than from some kind of en-
gineering imperfectness. This inherent limitation is of principial nature and
cannot be mitigated without changing the computing principle. For validating
these limitations, see also the measured performance data in Fig. 5.
Although not explicitly dealt with here, notice that the data exchange be-
tween the first thread and the other ones also contribute to the non-parallelizable
fraction and tipically uses system calls, for details see [10, 18] and section 7.
4. The history of supercomputer development
As the supercomputer performance is traditionally characterized by the data
RMax and RPeak, their efficiency can be derived and using Equ. (5) the value
of αeff can easily be calculated. Performing that calculation for the data in
TOP500 [3] for the first 25 supercomputers in the first 25 years, the ”paral-
lelization hillside” for the top supercomputers can be derived, see Fig. 1. From
2https://en.wikipedia.org/wiki/PEZY Computing: The name PEZY is an acronym de-
rived from the greek derived Metric prefixs Peta, Eta, Zetta, Yotta
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Figure 1: The Top500 supercomputer parallelization efficiency. The (1−α) parameter for the
past 25 years and the (by Rmax) first 25 computers. Data derived using the HPL benchmark.
the figure one can conclude that the value of (1 − αeff ) decreases with the
number of years (as technology develops) and increases with the ranking (the
engineering ingenuity).
Fig. 2 displays the same data from another point of view. On the vertical
axis the performance gain (the single-processor performance is not included, see
Equ.(6)) is shown. This diagram is for enhancing parallelization what Moore
observation is for enhancing electronic density, i.e. the development of the par-
allelization of supercomputers is governed by the Amdahl’s Law. Notice that the
data are derived from the efficiency, so neither single processor performance nor
clock frequency are included. It was theoretically concluded in section 3 that
the performance gain data are expected to saturate around the value 107, as
displayed in the figure.
The data in the big circle show up a kind of stalling, not experienced in
the former years. In other words, the saturation effect [2] is displayed. As was
discussed in section 3, the processor of Taihulight deploys cooperative com-
puting (i.e. a slightly different computing principle) that keeps its achievable
performance gain at a value slightly higher than the predicted maximum. The
newly shined up supercomputer Summit, deploying the conventional comput-
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Figure 2: The trend of the development of computing performance gain in the past 25 years,
based on the first three (by RMax) and the first (by (1 − α)) in the year in question. Data
derived using the HPL benchmark.
ing principle, shows up the traditionally achievable parallelization gain; it could
conquer slot #1 only thanks to its better single processor performance. The ad-
vantage of its processor for supercomputing was also underpinned by statistical
considerations [13].
5. A simplified model for parallel operation
5.1. The performance losses
When speaking about computer performance, a modern computer system
is assumed, which comprises many sophisticated components (in most cases
embedding complete computers), and their complex interplay results in the
final performance of the system. In the course of efforts to enhance processor
performance through using some computing resources in parallel, many ideas
have been suggested and implemented, both in SW and HW [19]. All these
approaches have different usage scenarios, performance and limitations. Because
of the complexity of the task and the limited access to the components, empirical
methods and strictly controlled special measurement conditions are used to
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Figure 3: The extended Amdahl’s model (strongly simplified)
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quantitize performance [20]. Whether a metric is appropriate for describing
parallelism, depends on many factors [9, 21, 22].
As mentioned in section 2, Amdahl listed different reasons why losses in the
”computational load” can occur. To understand operation of computing systems
working in parallel, one needs to extend Amdahl’s original (rather than that of
the successors’) model in such a way, that non-parallelizable (i.e. apparently
sequential) part comprises contributions from HW, operating system (OS), SW
and Propagation Delay (PD)3, and also some access time is needed for reaching
the parallelized system. The technical implementations of different paralleliza-
tion methods show up infinite variety, so here a (by intention) strongly simpli-
fied model is presented. Amdahl’s idea enables to put everything that cannot
be parallelized into the sequential-only fraction. The model is general enough
to discuss qualitatively some examples of parallely working systems, neglecting
different contributions as possible in the different cases. The model can eas-
ily be converted to a technical (quantitative) one and the effect of inter-core
communcation can also easily be considered.
5.2. The principle of the measurements
When measuring performance, one faces serious difficulties, see for exam-
ple [23], chapter 1, both with making measurements and interpreting them.
When making a measurement (i.e. running a benchmark) either on a single
processor or a system of parallelized processors, an instruction mix is executed
many times. The large number of executions averages the rather different exe-
cution times [24], with an acceptable standard deviation. In the case when the
executed instruction mix is the same, the conditions (like cache and/or memory
size, the network bandwidth, Input/Output (I/O) operations, etc) are differ-
ent and they form the subject of the comparison. In the case when comparing
different algorithms (like results of different benchmarks), the instruction mix
itself is also different.
Notice that the so called ”algorithmic effects” – like dealing with sparse
data structures (which affect cache behavior) or communication between the
parallelly running threads, like returning results repeatedly to the main thread
in an iteration (which greatly increases the non-parallelizable fraction in the
main thread) – manifest through the HW/SW architecture, and they can hardly
be separated. Also notice that there are fixed-size contributions, like utilizing
time measurement facilities or calling system services. Since αeff is a relative
merit, the absolute measurement time shall be long. When utilizing efficiency
data from measurements which were dedicated to some other goal, a proper
caution must be exercised with the interpretation and accuracy of the data.
3This separation cannot be strict. Some features can be implemented in either SW or HW,
or shared among them, and also some apparently sequential activities may happen partly
parallel with each other.
11
5.3. The formal introduction of the model
The extended Amdahl’s model is shown in Fig. 3. The contributions of the
model component XXX to αeff will be denoted by α
XXX
eff in the followings.
Notice the different nature of those contributions. They have only one common
feature: they all consume time. The vertical scale displays the actual activity
for processing units shown on the horizontal scale.
Notice that our model assumes no interaction between the processes running
on the parallelized systems in addition to the absolutely necessary minimum:
starting and terminating the otherwise independent processes, which take pa-
rameters at the beginning and return results at the end. It can, however, be
trivially extended to the more general case when processes must share some
resource (like a database, which shall provide different records for the differ-
ent processes), either implicitly or explicitly. Concurrent objects have inherent
sequentiality [25], and synchronization and communication among those ob-
jects considerably increase [10] the non-parallelizable fraction (i.e. contribution
(1 − αSWeff )), so in the case of extremely large number of processors special at-
tention must be devoted to their role on the efficiency of the application on the
parallelized system.
Let us notice that all contributions have a role during measurement: contri-
butions due to SW, HW, OS and PD cannot be separated, though dedicated
measurements can reveal their role, at least approximately. The relative weights
of the different contributions are very different for the different parallelized sys-
tems, and even within those cases depend on many specific factors, so in every
single parallelization case a careful analyzis is required.
5.4. Access time
Initiating and terminating the parallel processing is usually made from within
the same computer, except when one can only access the parallelized computer
system from another computer (like in the case of clouds). This latter access
time is independent from the parallelized system, and one must properly cor-
rect for the access time when derives timing data for the parallelized system.
Amdahl’s law is valid only for properly selected computing system. This is a
one-time, and usually fixed size time contribution.
5.5. Execution time
The execution time Total covers all processings on the parallelized sys-
tem. All applications, running on a parallelized system, must make some non-
parallelizable activity at least before beginning and after terminating paralleliz-
able activity. This SW activity represents what was assumed by Amdahl as
the total sequential fraction4. As shown in Fig. 3, the apparent execution time
includes the real payload activity, as well as waiting and OS and SW activity.
4Although some OS activity was surely included, Amdahl assumed some 20 % SW fraction,
so the other contributions could be neglected compared to SW contribution.
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Recall that the execution times may be different [24, 23, 26] in the individual
cases, even if the same processor executes the same instruction, but executing
an instruction mix many times results in practically identical execution times,
at least at model level. Note that the standard deviation of the execution
times appears as a contribution to the non-parallelizable fraction, and in this
way increases the ”imperfectness” of the architecture. This feature of proces-
sors deserves serious consideration when utilizing a large number of processors.
Over-optimizing a processor for single-thread regime hits back when using it in
a parallelized many-processor environment, see also the statistical underpinning
in [13].
6. The non-parallelizable contributions
6.1. The contribution of the operating system
All applications must use OS services and some HW facilities to initialize
themself as well as to access other processors. Because operating system works
in a different (supervisor) mode, a considerable amount of time is required for
the context switching5.
The OS initiates only the accessing of the processors, after that HW works
partly in parallel with the next action of the OS and with the other actions
initiating accessing other processors. This period is denoted in Fig. 3 by Tx.
After the corresponding signals are generated, they must reach the target pro-
cessor, that is they need some propagation time. PDs are denoted by PDx0
and PDx1, corresponding to actions delivering input data and result, respec-
tively. This propagation time (which of course occurs in parallel with actions
on other processors, but which is a sequential contribution within the thread)
depends strongly on how the processors are interconnected: this contribution
can be considerable if the distance to travel is large or message transfer takes a
long time (like lengthy messages, signal latency, handshaking, store and forward
operations in networks, etc.).
6.2. The contribution of the physical size
Although the signals travel in a computing system with nearly the speed of
the light, with increasing the physical size of the computer system a considerable
time passes between issuing and receiving a signal, causing the other party to
wait, without making any payload job. At the today’s frequencies and chip sizes
a signal cannnot even travel in one clock period from one side of the chip to
the other, in the case of a stadium-sized supercomputer this delay can be in the
order of several hundreds clock cycles. Since the time of Amdahl, the ratio of
the computing to the propagation time drastically changed, so –as [1] calls the
attention to it– it cannot be neglected any more, although presently it is not
(yet) a dominating term.
5This is usually not a crucial contribution, but under the extremal conditions represented
by supercomputers, specialized operation systems must be used and every single core must
run a lightweight OS [16]
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6.3. The contributions critical for large processor numbers
Notice that the non-payload processing activity comprises two contributions
of variable length, so handling them properly is crucial for high number of pro-
cessors. The first one is the OS contribution loop iteration overhead: processors
must be handled one-by-one: they receive arguments and return results. This
contribution simply increases linearly with the loop count. The second one is
the propagation delay overhead PD that increases with the physical size of the
supercomputer. The computer components can be in proximity in the range of
mm, as well as in the range of 100 m. Similarly, they can be addressed in the
first iteration or in the last one. These two contributions may be very different
for different processing units, so combining the short ones from the first over-
head class with long ones from the second overhead class reduces the overall
overhead time, see Fig. 3.
From the figure one can find out the meaning of the introduced metric αeff :
it is simply the ratio of the Payload time (the processors are utilized to do
actual work) to the Total execution time on the parallel system, exactly as in
the classic Amdahl model. Notice that from the point of view of the processing
units there is no difference why they cannot do Payload work: all (in)activities
are considered as contributions to the non-parallelizable fraction. Notice also
that using the Extended time in place of the Total time falsifies characteristics
of the parameters of the parallelized system: it adds some foreign contribution
(time consumed by systems other than the parallelized system) to the correct
time.
6.4. How the dominance of contributions changes with the performance
Fig. 4 may help to understand the role of both the different kinds of contri-
butions αXeff and the benchmarks. The figure displays diagrams for a hypotethic
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supercomputer6, with two parameter sets imitating the behavior of the bench-
marks HPL and High Performance Conjugate Gradients (HPCG). For clarity,
only the dominant contributions from OS and SW are shown.
The supercomputer is the same in both cases, the only essential difference
is in the value of αSWeff (i.e. another benchmark runs on it, and utilizes the
HW facilities in a different way, see also section 7). As seen, the higher SW
contribution from the benchmark causes drastic changes in the dependence of
the payload performance on the nominal performance. At low values of processor
numbers (low payload performance) the deviation is hardly noticable. The
higher SW contribution decreases the achievable maximum RMax, and as the
looping delay contribution due to the increasing number of processors exceeds
the SW contribution, the RMax diagrams decline. In other words, as the nominal
performance approaches the expected dream limit, the resulting αeff starts to
raise and turns back the diagram of the actual computing performance RMax.
This is a new phenomenon, noticable only at high number of processors. At the
time of Amdahl, α was considered as constant (and was dominated by the SW
contribution), but in the exascale systems it tends to dominate.
The performance gain of supercomputers, see Fig. 2, shows up a behavior
very similar to that of the Moore’s law. It looks like that it increases year-by-
year by a factor of cca. 1.5 (the performance gain, rather than the payload
performance). Some reasons were presented, however, why also this behav-
ior is not without limitations. Let us recall, that inside the circle for three
years there was no change in the parameters. Even, with the appearance of
the new world recorder in 2016 Taihulight –which utilizes cooperative comput-
ing, a different principle– the stall period seems to be prolonged for two more
years. Using some reasonable assumptions about the different contributions to
the non-parallelizable fraction mentioned above, their order of magnitude were
estimated, and also some saturation values were predicted in section 3.
Noticable that the performance gain in Fig. 4 even shows up a breakdown,
while Fig. 2 does not. One can guess, however, that the stalling was caused
by this breakdown: adding more processors decreases the actual performance,
so no measurements data were published about the measurements with more
processor and less performance; see also section 9.
7. Benchmarking supercomputer performance
As experienced in running the benchmarks HPL and HPCG and explained
in connection with Fig. 4, the different benchmarks produce different payload
performance and computational efficiency on the same supercomputer. The
model presented in Fig. 3 enables to explain the difference.
The benchmarks, utilized to derive numerical parameters for supercomput-
ers, are specialized programs, which run in the HW/OS environment provided
6The technical model is not accurate enough because the needed parameters are not pro-
vided, so only a guess for their order of magnitude can be given.
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by the supercomputer under test. One can use benchmarks for different goals.
Two typical fields of utilization: to describe the environment supercomputer
application runs in, and to guess how quickly an application will run on a given
supercomputer.
The (apparently) sequential fraction (1 − αeff ), as it is obvious from our
model, cannot distinguish between the (at least apparently) sequential process-
ing time contributions of different origin, even the SW (including OS) and HW
sequential contributions cannot be separated. Similarly, it cannot be taken for
sure that those contributions sum up linearly. Different benchmarks provide
different SW contributions to the non-parallelizable fraction of the execution
time (resulting in different efficiencies and ranking [27]), so comparing results
(and especially establishing ranking!) derived using different benchmarks shall
be done with maximum care. Since the efficiency depends heavily on the number
of cores, different configurations shall be compared using the same benchmark
and the same number of processors (or same RPeak).
If the goal is to characterize the supercomputer’s HW+OS system itself, a
benchmark program should distort HW+OS contribution as little as possible,
i.e. the SW contribution must be much lower than the HW+OS contribution.
In the case of supercomputers, the benchmark HPL is used for this goal since
the beginning of the supercomputer age. The mathematical behavior of HPL
enables to minimize SW contribution, i.e. HPL delivers the possible best esti-
mation for αHW+OSeff .
If the goal is to estimate the expectable behavior of an application, the
benchmark program should imitate the structure and behavior of the applica-
tion. In the case of supercomputers, a couple of years ago the benchmark HPCG
has been introduced for this goal, since ”HPCG is designed to exercise computa-
tional and data access patterns that more closely match a different and broad set
of important applications, and to give incentive to computer system designers
to invest in capabilities that will have impact on the collective performance of
these applications” [28]. However, its utilization can be misleading: the ranking
is only valid for the HPCG application, and only utilizing that number of pro-
cessors. HPCG seems really to give better hints for designing supercomputer
applications7, than HPL does. According to our model, in the case of using the
HPCG benchmark, the SW contribution dominates8, i.e. HPCG delivers the
best estimation for αSWeff for this class of supercomputer applications.
Supercomputer community has extensively tested the efficiency of TOP500
supercomputers when benchmarked with HPL and HPCG [30]. It was found
that the efficiency (and RMax) is typically 2 orders of magnitude lower when
benchmarked with HPCG rather than HPL, even at relatively low number of
processors.
7This is why for example [29] considers HPCG as ”practical performance”.
8 Returning calculated gradients requires much more sequential communication (unin-
tended blocking).
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Figure 5: The RMax payload performance in function of the peak performance RPeak, at
different (1 − αeff ) values. The figures display the measured values derived using HPL and
HPCG benchmarks, for the TOP15 supercomputers.
8. The efficiency of the applications
As discussed above, the value of (1−αeff) differs for the two famous bench-
marks by more than two orders of magnitude. For the users of exascale appli-
cations, it is primarily interesting how their application will run on an exascale
supercomputer. Fig. 5 attempts to orient them in this question. The shad-
ing shows how nonlinearly the actual performance behaves when the nominal
performance approaches the dream limit 1 Eflop/s.
The figure displays how the payload performance depends on the nominal
performance, using (1 − αeff ) as parameter. The diagram assumes that αeff
does not depend on the nominal performance, and the nominal performance is
set by changing virtually the number of the cores. For orientation, the best
benchmark results (as of 2018 July) are shown for the supercomputers in the
TOP10 (either by HPL or by HPCG). The empty marks refer to the HPL case,
the filled ones to HPCG. The diamonds denote GPU accelerated supercomput-
ers, the triangles unaccelerated ones.
As predicted in section 3, the HPL payload performance data all fit in the
(1−αeff) band 10
−7. . . 10−6 (near to the 5∗10−7 value) and the HPCG payload
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peformance data all fit in the αeff band 10
−5. . . 10−4 (near to the 5∗10−5 value).
The corresponding measured values in Fig. 5 should be around the corresponding
diagram lines marked by HPL and HPCG, repectively. In the light of the model
above, these experiences should be easy to comprehend. The HPL and HPCG
benchmarks measure the αHWeff and α
SW
eff , respectively.
The HPCG case is easier to explain. The HPCG measures the (dominant)
contribution of the same software, so the measured performance value points are
expected to scatter around the same value, provided that the single processor
performance is not very different. The full marks clearly show the saturation
effect, and the points scatter around the corresponding diagram line. The ex-
ceptions are being the new champion and its small brother. The reason is the
exceptional single-processor performance of their processors. If one corrects
for the performance factor (with relative to the single-processor performance of
the Taihulight), the agreement is perfect, see the smaller filled quares at the
corresponding nominal performance values.
In the HPL case the marks seem to follow the predicted HPL diagram line.
The top 4 supercomputers deploy the same (or quite similar) trick: they reduce
the looping delay by organizing the cores into groups. Supercomputers Summit,
Sierra and T ianhe−2 organize single processors into clusters, Taihulight orga-
nizes ”clusters” inside the processor. As HPL measures value of αHW+OSeff , this
benchmark is sensitive to decreasing the looping delay, the dominant contribu-
tion. This is why these supercomputers are on the top of the list. In addition,
the higher single-processor performance also raises their value of RMax.
The trick they use helps only, however, when the value of αHW+OSeff represents
a relatively large contribution to the value of αeff . In the HPL case decreasing
αOSeff by two-three orders of magnitude reduces considerably the resulting effec-
tive parallelization, so maybe up to an order of magnitude better value of αeff
can be measured. In the case of HPCG, however, the contribution of (1−αSWeff )
is about two orders of magnitude larger than the contribution (1 − αHW+OSeff ),
so decreasing this latter by orders of magnitude has only marginal effect on
(1 − αeff ). The computers deploying this ”clusterization” trick show up good
results when benchmarked with HPL, but not so good when measured with
HPCG. The exceptionally good values are made by that the performance is
achieved through using much less processors (due to utilizing accelerator). See
also Fig. 4.
So it looks like that the payload performance of supercomputers is limited as
predicted in section 3. Even for the HPL-class applications, only a few tenths
of Eflop/s can be achieved, for the more real-life (HPCG-class) applications
achieving a few Pflop/s can be a realistic target.
The major difference between those two classes is the αSWeff contribution,
mainly that the iterative nature of HPCG requires intensive data exchange
with the anchestor thread, repeating thread forking and joining many times,
as well as repeating calculation and communication of the new values for the
next iteration many times. All those actions increase the non-parallelizable
fraction, i.e. decrease αeff and RMax. Programmers of exascale applications
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Figure 6: RMax performance of selected TOP10 (as of 2017 November) supercomputers in
function of their peak performance RPeak, for the HPL benchmark. The actual RMax values
are denoted by a bubble.
shall reorganize their programs to mitigate this effect as much as possible: a
kind of ”SW clusterization” should be invented. Making local data handling and
calculations in other than the achestor thread, as well as avoiding not strictly
necessary communication should be advantageous.
9. The perspectives of supercomputing
On the long term the ”gold rush” will of course continue and (partly due
to the unusual strategic alliences) new processors, connections, materials, prin-
ciples will appear and maybe change the game. Some short time predition,
however, can be drawn from the tendencies and the presently available data
base, again changing virtually the number of processors in the TOP10 super-
computers, hoping that αeff will not increase. From this point of view, the
predicted performance values are optimistic: when no drastic changes happen,
the shown future performance values will be surely not exceeded. Fig. 6 shows
how the performance of the TOP10 supercomputers (as of November 2017)
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would change with the conditions given above. One can conclude that even
the ”benchmark payload performance” will not achieve the dream limit in the
coming few years. See also Fig 5.
One has to consider Fig. 4 seriously: simply increasing the number of the
cores or utilizing accelerators is a short dead-end street. It is worth to re-
read Amdahl’s classic paper [4]: ”the effort expended on achieving high parallel
processing rates is wasted unless it is accompanied by achievements in sequential
processing rates of very nearly the same magnitude”, see also Equ. (4). No single
processor was added to the Chineese top supercomputers for years; Gyoukou
failed (and withdrawn) because it could only use 12% of its processors; Aurora
has been cancelled (and redesigned) because of similar reasons; Summit utilizes
only 2.3M cores out of the available 2.8M. The newest (and probably worst)
example is AI Bridging Cloud Infrastructure at slot #5. They have outstanding
single-processor performance but –because of using the cloud infrastructure– a
very poor parallelization (αeff = 5.9 ∗ 10
−5), so they can only use 2.8% of their
cores, although they have ”only” 392K cores total.
10. The role of the computing paradigm
As it could be concluded from the discussion above, one of the major issues
in increasing the payload performance of supercomputers is that the looping
delay should be decreased. This obstacle originates in the SPA. Since in the
paradigm only one processor exists, all components are designed in the spirit
of SPA and all supercomputers are build from commodity components. As a
consequence, on the bus only one processor can be addressed at a time and the
cores cannot directly exchange data between each other. The OS takes over
the responsibility of knowing about other processors, but it does it in a rather
time-expensive way [17]. The data exchange can take place only through some
kind of ”far” memory, causing slowdown ad sharing problems.
Reducing the looping delay can be relatively easily solved by ”clustering”:
one can organize the cores into ”nodes” and then the main thread shall iterate
only though the nodes rather than the cores. In practice, it can be solved
through organizing the single (many-core) processors into clusters, or delegating
the cluster organization to the many-core processor [16]. Both solutions enabled
a supercomputer to conquere the #1 slot for a while.
There are attempts to make direct data transfer through registers of different
cores, like [31, 32], but the idea of the explicit cooperation (in form of data
transfer) in processor chips has been implemented for the first time in [16] (just
notice that some 50 years later after that Amdahl suggested the idea [4]). The
power of the idea is clearly shown by that the supercomputer Taihulight stayed
on the top for two years, when ranked by RHPLMax , and continues to stay when
ranked be αHPLeff or G
HPL, thanks only to its processor.
Among others, the supercomputer experiences also underpin the need for re-
newing computing [33]. Working out a computing paradigm which is drastically
different from the traditional one and at the same time it is upward compatible
20
with it, is not simple but possible [34]. Its simulator [35] proves the feasibil-
ity and viability of the concept. Utilizing that (or some similar) concept the
limitations stemming out from the computing paradigm can be circumvented,
similarly to some other limitations of computing [1]. In that way in the far-
ther future the ”dream limit” can be exceeded and exascale applications with
reasonable efficiency can be prepared.
11. Summary
The paper discussed the exascale applications and exascale supercomputers
as a complex HW/SW system. It has pointed out that such systems have in-
herent performance limitations, and through understanding the reasons of those
limitations, they can be mitigated. The introduced naive model (based on ex-
tending Amdahl’s principle) describes surprisingly well the performance values
measured on the recently announced supercomputers and explains some mis-
teries experienced around supercomputers approaching the exaFLOPS dream
limit. The model also explains the role of benchmarking and provides some
practical hints for writing efficient applications for the future exascale comput-
ers. Based on the rigorously verified database of supercomputer performance
data, is is shown that with the present technologies (and computing principle)
the dream limit cannot be achieved. The need for ”rebooting computing” is
underlined by the analyzis and also a possible way out of the present stalling
through extending the computing paradigm is shown.
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